Open Access Open Access  Restricted Access Subscription Access

Area and Speed Efficient Floating Arithmetic Logic Unit Implementation on Hybrid FPGAS

Sateesh Kourav, Sunil Shah


Proposed design of an Area and Speed optimized field arithmetic logic unit (FALU) for modern computing of advanced processors, as we are aware that in most of the DSP (Digital Signal Processors) FALU is a critical component for continuous calculation of signs and ongoing information to meet the constant situation of sign handling it is exceptionally needed to make calculation quicker as could be expected so we have thought of thought to configuration quick FALU. The chip region is one more necessary to plan a smaller module and less power. A FALU module has three sub-modules FM, FA and WB, advancing these we can enhance by and large plan we have gone through different methodologies for Floating augmentation and drifting expansion we intend to involve Mitchell calculation for duplication and Wallace for expansion and we will utilize coarse grain of Vertex-2 for generally coherent activities. We have a proposition to blend Mitchell and Wallace procedures for planning FM and FA submodules and to configuration top module of plan pecking order including coarse-grain rationale modules WB's alongside FA and FM. Their top module is a 16-digit FALU module.


Very Large Scale Integration, Hardware Descriptive Language, Mitchell Algorithm, Operand Decomposition, Electronic Design Automation, Leading One Detection, User Constraint File.

Full Text:



Sandesh S. Sarkar, R. M. Banakar, Saroja Siddamal High-Speed Signed Multiplier for Digital Signal Processing Applications, IEEE, 2012

Paladugu Srinivas Teja, design of radix-8 booth multiplier using koggestone adder for high-speed arithmetic applications, Emerging Trends in Electrical, Electronics & Instrumentation Engineering: An International Journal (EEIEJ), Vol. 1, No. 1, February 2014

Supriya Sarkar, Sanghita Deb, G. Dilip, A New Architecture for Signed and Unsigned Multiplier by Using Radix-4 Process, International Journal of Emerging Science and Engineering (IJESE) ISSN: 2319–6378, Volume-2, Issue-1, November 2013

D. Naresh, Dr Giri Babu Kande High Speed Signed multiplier for Digital Signal Processing Applications, IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-ISSN: 2278-1676, p-ISSN: 2320–3331, Volume 8, Issue 2 (Nov.-Dec.), PP 57-61

Manish Chaudhary, Mandeep Singh Narula, High-Speed Modified Booth's Multiplier for Signed and Unsigned Numbers, International Journal of Science and Engineering Investigations vol. 2, issue 12, January 2013

Carlos Eduardo Minchola Guardia, implementation of a fully pipelined BCD multiplier in FPGA, 2012 IEEE

E. da Costa, J. Monteiro, S. Bampi, A new array architecture for signed multiplication using Gray encoded radix-2m operands, INTEGRATION, the VLSI journal 40 (2007) 118–132, 2006 Elsevier B.V. All rights reserved

D. Srinu, S. Rambabu, G. Leenendra Chowdary, Implementation of High Speed Signed Multiplier Using Compressor, International Journal of Advanced Research in Electrical Electronics and Instrumentation Engineering, Vol. 3, Issue 3, March 2014



  • There are currently no refbacks.

Copyright (c) 2022 Research & Reviews: A Journal of Embedded System & Applications