Open Access Open Access  Restricted Access Subscription Access

High Throughput RISC Processor Design Using Vedic Mathematics: A Review

Dharmendra Singh Thakur, Priyanka Tripathi


The load on general processor is increasing. It is of the utmost importance in the arithmetic unit for fast operations. Multipliers have a significant impact on how well the Arithmetic Unit performs. In this way, analysts are constantly looking for new methodologies and equipment to execute number juggling activity in tremendous proficient manner in the terms of speed and region. Vedic Science is the old arrangement of math which has an alternate strategy of computations in view of all out 16 Sutras. The proposed work discusses the Urdhva Triyakbhyam Vedic methodology for growth, in which utilizes unexpected way in comparison to real course of duplication itself. It permits equal age of components of items, additionally takes out undesired duplication ventures with zeros and planned to more significant level of digits, utilizing Karatsuba strategy with processors, the similarity to different information types. It has been seen that parcel of postponement is expected by the ordinary adders which are expected to have the halfway items so in the work it is additionally advanced the Vedic multiplier type Urdhva Triyakbhyam by supplanting the conventional Carry Save Adder with Convey save Viper to have more Defer Streamlining. In comparison to the typical plans, the suggested work demonstrates an improvement in speed. After the proposition conversation of the Vedic multiplier in the study, it is been utilized for the execution of Math unit, utilizing proposed proficient Vedic Multiplier; it is not just helpful for further developing effectiveness of the number-crunching module of RISC Processor, yet additionally it is valuable in the space of computerized signal handling. The RTL section of proposed Math unit is done in VHDL; it is combined and reproduced with Xilinx ISE EDA device. At the last, the proposed Math Unit is approved on a FPGA gadget Vertex-IV.


RISC Processor, FPGA, arithmetic and logic unit (ALU), digital signal processors (DSP). Carry Save Adder (CSA), Vedic multiplier

Full Text:



Yadav, Bendre V. Design and Verification of 16-bit RISC Processor Using Vedic Mathematics. 2021 International Conference on Emerging Smart Computing and Informatics (ESCI). 2021; 759–764. doi: 10.1109/ESCI50559.2021.9396965.

Lad S, Bendre VS. Design and Comparison of Multiplier using Vedic Sutras. 2019 5th International Conference On Computing Communication Control And Automation (ICCUBEA). 2019; 1–5.

Bisoyi A, Baral M, Senapati MK. Comparison of a 32-bit Vedic multiplier with a conventional binary multiplier. 2014 IEEE International Conference on Advanced Communications Control and Computing Technologies. 2014; 1757–1760.

Nishant Deshpande G, Rashmi Mahajan. Ancient Indian Vedic Mathematics based Multiplier Design for High Speed and Low Power Processor. Int J Adv Res Electr Electron Instrum Eng (IJAREEIE). 2014; 3(4): 8588–8594.

Balpande Vishwas V, Pande Abhishek B, Walke Meeta J, Choudhari Bhavna D, Bagade Kiran R. Design and Implementation of 16 Bit Processor on FPGA. Int J Adv Res Comput Sci Softw Eng. 2015.

Seung Pyo Jung, Jingzhe Xu, Donghoon Lee, Ju Sung Park, Kang-Joo Kim, Koon-Shik Cho. Design & verification of 16 bit RISC processor. 2008 International SoC Design Conference. 2008; III-13–III-14.

Adamec F, Fryza T. Design: Time configurable processor basic structure. 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems. 2010; 119–120.

Tian Jin, Wenxin Li, Xiangyu Hu. A Tow-Level Buffered SDRAM Controller. 2016 3rd International Conference on Information Science and Control Engineering. 2016; 126–128. 978-1-5090-2534-3 /16 -2016 IEEE, DOI 10.1109/ICISCE.2016.37

Priyanka Jain, Virdi GS. Multiplier-Accumulator (MAC) Unit. Int J Digit Appl Contemp Res. 2016 Oct; 5(3).

Deepali Sharma, Shruti Bhargava, Mahendra Vucha. Design and VLSI Implementation of DDRSDRAM Controller for High Speed Applications. Int J Comput Sci Inf Technol (IJCSIT). 2011; 2(4): 1625–1632.

Vanden Bout D. Application note on XSA SDRAM Controller. (Version 1.1). Xess Corporation; 2002; Sep 5.

Benny Åkesson. An introduction to SDRAM and memory controllers. Philips [Online]. Available from

Satish Reddy N, Ganesh Chokkakula, Bhumarapu Devendra. ASIC Implementation of High Speed Pipelined DDR SDRAM Controller. International Conference on Information Communication and Embedded Systems (ICICES2014), S.A. Engineering College, Chennai, Tamil Nadu, India. 2014; 1–5. ISBN No.978-1-4799-3834-6/14/2014 IEE

Edgar Lakis, Martin Schoeber. An SDRAM Controller for Real-Time Systems. In Proc IEEE International Workshop on Application of Reliable Computing and Communication. 2015 Dec; 29–34.



  • There are currently no refbacks.

Copyright (c) 2022 Research & Reviews: A Journal of Embedded System & Applications