Open Access Open Access  Restricted Access Subscription Access

Power Estimation Approach for Artix 7 FPGA using Machine Learning Technique

Priya Bamne, Prof. Abhishek Singh

Abstract


 Abstract

 This paper presents the power estimation approach using a suitable machine learning technique. Artix7 FPGA has been chosen as the target FPGA (Field Programmable Gate Arrays) platform for understanding the methodology of power estimation. There are various approaches of power estimation for FPGAs that have been given in the literature viz. probabilistic, statistical, and LUT-based, etc. In the past few years, the demand for hand-handled devices like smartphones, tabs, laptops, and wearables has been enhanced drastically. The preferred core of these hand-handled devices is the ASICs. But due to its low performance, it has been replaced by FPGAs because of its increased speed, short turnaround time, and reduced NRE cost. Now, FPGAs have become an integral part of various DSP and telecommunication systems. Commercial tools like Xpower Analyzer, Xpower Estimator, Vivado, and Quartus II are available for estimating the power of the design implementation as per the power budget requirement. But in order to explore the design space early in the design process, the early power estimation models are used that are available in the literature. However, it has been observed that very few power estimation models are available for the estimation of the power of DSP IP cores. However, this paper discussed a supervised machine learning approach namely curve fitting and regression analysis. The approach formulates the power estimation model based on the resource estimation of the given design from the commercial tool. The major contribution of the thesis is to develop a mathematical model for power estimation of MAC IP core using curve fitting and regression, and validation using available commercial tools i.e. XPower Analyzer

*Author for Correspondence

PriyaBamne

E-mail: [email protected]

 

1Student, Branchof Electronics and Communication Engineering, Gyan Ganga Institute of Technology and Sciences, Jabalpur,Madhya Pradesh, India

2Assistant Professor, Department of Electronics and Communication Engineering, Gyan Ganga Institute of Technology and Sciences, Jabalpur, Madhya Pradesh, India

 

Received Date: March 17, 2021

Accepted Date: March 25, 2021

Published Date: April 2, 2021

 

Citation: PriyaBamne, Abhishek Singh. Power Estimation Approach for Artix 7 FPGA using Machine Learning Technique.Research & Reviews: A Journal of Embedded System & Applications. 2021; 9(1): 1–5p.

Abstract

This paper presents the power estimation approach using a suitable machine learning technique. Artix7 FPGA has been chosen as the target FPGA (Field Programmable Gate Arrays) platform for understanding the methodology of power estimation. There are various approaches of power estimation for FPGAs that have been given in the literature viz. probabilistic, statistical, and LUT-based, etc. In the past few years, the demand for hand-handled devices like smartphones, tabs, laptops, and wearables has been enhanced drastically. The preferred core of these hand-handled devices is the ASICs. But due to its low performance, it has been replaced by FPGAs because of its increased speed, short turnaround time, and reduced NRE cost. Now, FPGAs have become an integral part of various DSP and telecommunication systems. Commercial tools like Xpower Analyzer, Xpower Estimator, Vivado, and Quartus II are available for estimating the power of the design implementation as per the power budget requirement. But in order to explore the design space early in the design process, the early power estimation models are used that are available in the literature. However, it has been observed that very few power estimation models are available for the estimation of the power of DSP IP cores. However, this paper discussed a supervised machine learning approach namely curve fitting and regression analysis. The approach formulates the power estimation model based on the resource estimation of the given design from the commercial tool. The major contribution of the thesis is to develop a mathematical model for power estimation of MAC IP core using curve fitting and regression, and validation using available commercial tools i.e. XPower Analyzer.


Keywords


ASIC, FPGA, LUT, SRAM, I/O, power

Full Text:

PDF


DOI: https://doi.org/10.37591/rrjoesa.v9i1.784

Refbacks

  • There are currently no refbacks.


Copyright (c) 2021 Research & Reviews: A Journal of Embedded System & Applications