Study and Analysis of Delay Faults of Embedded Processor using Dynamic Voltage Scaling Methods
Keywords:
Embedded system, voltage scaling, delay faults, ARM processor and microcontrollerAbstract
Voltage over-scaling has been a possibility for energy dependability compromise. This research will look into its effectiveness and the potential for rationale deferral flaws. Our contextual investigation on an ARM Cortex-M0 processor with business 45 nm libraries shows that the quantity of defer deficiencies increments decisively after the principal bombing working point which infers that voltage overscaling will be wasteful after the basic working point. This recommends the need of the observing plans for following the basic working point. Distributed voltage scaling methods employ the methodology of distributing voltage to the circuits uniformly and when needed. Dynamic voltage scaling methods give voltage to the required portion and when needed that can be utilized or not. Hence dynamic changes happen automatically over the part of the region. Scaling the voltage in dynamical manner for the required circuits is performed and remaining can disconnect from their operations. Voltage overscaling can be performed over energy dependable circuits. Hence the deficiency in the energy distribution over the needed circuits can be rectified effectively. In this context, the clock period and energy from the clock to the circuit regions having delay faults are rectified using the proposed dynamic voltage scaling methods.
References
Kahng AB, Kang S, Kumar R, Sartori J. Slack redistribution for graceful degradation under voltage overscaling. In 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC), IEEE. 2010; 825–831.
Hegde R, Shanbhag NR. Energy-efficient signal processing via algorithmic noise-tolerance. In Proceedings of the 1999 international symposium on Low power electronics and design, ACM. 1999; 30–35.
Austin T, Bertacco V, Blaauw D, Mudge T. Opportunities and challenges for better than worst-case design. In Proceedings of the 2005 Asia and South Pacific Design Automation Conference. ACM. 2005; 2–7.
Tokunaga C, Ryan JF, Karnik T, Tschanz JW. Resilient and adaptive circuits for voltage, temperature, and reliability guardband reduction. In IEEE International Reliability Physics Symposium. 2014 Jun; 3D.3.1–3D.3.5.
Liu Y, Zhang T, Parhi KK. Computation error analysis in digital signal processing systems with overscaled supply voltage. IEEE Trans Very Large Scale Integr (VLSI) Syst. 2010; 18(4): 517–526.
Patel J. CMOS process variations: A critical operation point hypothesis. In Online Presentation. 2008.
Arm Developer. ARM Cortex-M0. [Online]. Available: http://www.arm.com/products/processors/ cortex-m/cortex-m0.php
Cadence. Cadence RTL compiler. [Online]. Available: http://www.cadence.com/products/ld/rtl compiler/pages/default.aspx
Cadence encounter. Products: Integrated design and verification technologies and methodologies for chips to packages to boards to systems. [Online]. Available from https://www.cadence.com/en_US/home/tools.html
Synopsys. Industry’s Highest Performance Simulation Solution [Online]. Available from https://www.synopsys.com/verification/simulation/vcs.html
Ganesh EN. Implementation of digital notice board using raspberry Pi and IoT. Oriental J Comput Sci Technol. 2019; 12(1): 14–20. DOI:10.13005/ojcst12.01.04
Stella K, Ganesh EN. On-Demand Customizable Sensor Based Opportunistic Multipath Secure Routing Using Coalition Game Theory. Asian J Res Soc Sci Humanit. 2017; 7(3): 169–189. DOI:10.5958/2249-7315.2017.00164.2
Ganesh EN. Wireless Sensor Network: The Challenges of Design and Programmability. International Journal of Telecommunications & Emerging Technologies (IJTET). 2017; 3(1): 23–34. DOI:10.6084/m9.figshare.19487915
Ganesh EN. Design of Image by Morphological Dilation Technique using Xilinx tool on FPGA. Int J Innov Res Multidiscip Field. 2016; 2(10): 618–621. DOI: 10.6084/m9.figshare.19608105
Ganesh EN. Comparison of Bit Plane Complexity Segmentation and Discrete Cosine Transform Technique for Stegnography. International Journal for Scientific Research & Development (IJSRD). 2016; 4(9): 434–438.
Guthaus Matthew R, Ringenberg Jeffrey S, et al. MiBench: A free, commercially representative embedded benchmark suite. [Online]. Available from https://vhosts.eecs.umich.edu/mibench/Publications/MiBench.pdf
Downloads
Published
Issue
Section
License
Declaration and Copyright Transfer Form
(to be completed by authors)
I/ We, the undersigned author(s) of the submitted manuscript, hereby declare, that the above manuscript which is submitted for publication in the STM Journals(s), is not published already in part or whole (except in the form of abstract) in any journal or magazine for private or public circulation, and, is not under consideration of publication elsewhere.
- I/We will not withdraw the manuscript after 1 week of submission as I have read the Author Guidelines and will adhere to the guidelines.
- I/We Author(s ) have niether given nor will give this manuscript elsewhere for publishing after submitting in STM Journal(s).
- I/ We have read the original version of the manuscript and am/ are responsible for the thought contents embodied in it. The work dealt in the manuscript is my/ our own, and my/ our individual contribution to this work is significant enough to qualify for authorship.
- I/We also agree to the authorship of the article in the following order:
Author’s name
1. ________________
2. ________________
3. ________________
4. ________________
| We Author(s) tick this box and would request you to consider it as our signature as we agree to the terms of this Copyright Notice, which will apply to this submission if and when it is published by this journal. |
